



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|--------------------------------------|-------------|----------------------|---------------------|------------------|
| 10/821,847 | 04/12/2004 | Yoshiyuki Kaneko | 503.39918VX1 | 2909 |
| 20457 | 7590 | 02/04/2008 | | |
| ANTONELLI, TERRY, STOUT & KRAUS, LLP | | | EXAMINER | |
| 1300 NORTH SEVENTEENTH STREET | | | DINH, DUC Q | |
| SUITE 1800 | | | ART UNIT | PAPER NUMBER |
| ARLINGTON, VA 22209-3873 | | | 2629 | |
| | | | MAIL DATE | DELIVERY MODE |
| | | | 02/04/2008 | PAPER |

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

| | | | |
|------------------------------|-----------------|---------------|--|
| Office Action Summary | Application No. | Applicant(s) | |
| | 10/821,847 | KANEKO ET AL. | |
| | Examiner | Art Unit | |
| | DUC Q. DINH | 2629 | |

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 08 November 2007.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-17 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-17 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/ are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--------------------------------------------------------------------------------------|-------------------------------------------------------------------|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1-7 rejected under 35 U.S.C. 102(b) as being anticipated by Harada et al. (U.S Patent No. 4,866,348)

In reference to claim 1, Harada discloses a picture image display device 10 (Fig. 1) comprising pixels (picture elements) which are formed in a matrix shape defined by a plurality of gate lines and a plurality of data lines crossing thereto and each including an electro optical element and a switching element (col. 1, lines 37-48) wherein the pixels are driven while introducing a light quenching period (i.e. Refresh RF period of Figs. 2 and 23) in which the electro optical element is caused to be quenched after the plurality of gate lines being scanned for displaying one picture image (Figs. 2- 3; 4, lines 35-67 and col.5, lines 1-2).

In reference to claim 2, Harada discloses an active matrix type picture image display device comprising pixels which are formed in a matrix shape defined by a plurality of gate lines and a plurality of data lines crossing thereto and each including an electro optical element and a switching element, wherein the pixels are driven while introducing a light quenching period, in which the electro optical elements are caused to be quenched, in one frame period for displaying one picture image. (see the rejection of Claim 1)

Art Unit: 2629

In reference to claim 3, Harada picture image display device comprising pixels which are formed in a matrix shape defined by a plurality of gate lines to which scanning signals are fed and a plurality of data lines crossing thereto to which picture image signals are fed and each including an electro optical element and a thin film transistor, wherein the pixels are driven while introducing a light quenching period, in which the electro optical element is caused to be quenched, by feeding scanning signals to the plurality of gate line as well as picture image signals to the plurality of data lines after feeding scanning signals to the plurality of gate lines for displaying one picture image. (See rejection as applied to claim 1)

In reference to claim 4, Harada discloses a picture image display device for displaying motion picture images comprising pixels which are formed in a matrix shape defined by a plurality of gate lines to which scanning signals are fed and a plurality of data lines crossing thereto to which picture image signals are fed and each including an electro optical element and a thin film transistor,,wherein the pixels are driven while introducing a light quenching period, in which the electro optical elements are caused to be quenched, by feeding scanning signals to the plurality of gate lines as well as feeding picture image signals for quenching the electro optical elements to the plurality of data lines in synchronism with the scanning signal after feeding the scanning signals to the plurality of gate lines and causing the electro optical element light emission for displaying one picture image, thereby a blurred edge of a motion picture image is prevented. (see the rejection of claim 1; col. 1,lines 20-47).

In reference to claim 5, Harada discloses picture image display device comprising pixels which are formed in a matrix shape defined by a plurality of gate lines to which scanning signals are fed and a plurality of data lines crossing thereto to which picture image signals are fed and

Art Unit: 2629

each including an electro optical element and a thin film transistor, wherein the pixels are driven while introducing a light quenching period, in which the electro optical elements are caused to be quenched, in one frame period for displaying one picture image, and in the light quenching period scanning signals are fed to the plurality of gate lines as well as picture image signals for quenching the electro optical elements are fed to the plurality of data lines in synchronism with the scanning signals (see rejection of claim 1).

In reference to claim 6, Harada discloses a picture image display device comprising pixels which are formed in a matrix shape defined by a plurality of gate lines to which scanning signals are fed and a plurality of data lines crossing thereto to which picture image signals are fed and each including an electro optical element and a thin film transistor, and further comprising a display control controller which introduces a light quenching period, in which the electro optical elements are caused to be quenched in one frame period for displaying one picture image, and feeds scanning signals to the plurality of gate lines as well as picture image signals for quenching the electro optical elements to the plurality of data lines in synchronism with the scanning signals in the light quenching period. (see rejection of claim 1).

In reference to claim 7, Harada discloses a picture image display device for displaying motion picture images comprising pixels which are formed in a matrix shape defined by a plurality of gate lines to which scanning signals are fed and a plurality of data lines crossing thereto to which picture image signals are fed and each including an electro optical element and a thin film transistor, wherein the pixels are driven in such a manner that while introducing a light quenching period, in which the electro optical elements are caused to be quenched, between one frame period for displaying one picture image and another frame period for displaying

Art Unit: 2629

subsequent one picture image, and scanning signals are fed to the plurality of gate lines as well as picture image signals for quenching the electro optical elements are fed to the plurality of data lines in synchronism with the scanning signals in the light quenching period (see rejection of claim1 and Figs 2-3).

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 8-17 rejected under 35 U.S.C. 103(a) as being unpatentable over Harada as applied to claims 1-7 above, and further in view of Kekiya et al. (U.S Patent No. 6,583,775), hereinafter Sekiya.

In reference to claims 8-12, Harada does not disclose picture image display device wherein each pixel includes a first thin film transistor to which the scanning signals are fed via the gate line, a capacitor which holds the picture image signals fed from the data line via the first thin film transistor, a second thin film transistor to which the picture image signals held in the capacitor are fed and an electro optical element which is caused light emission by a drive current flowing between a pixel electrode and an opposing electrode of the electro optical element when the pixel electrode is electrically connected to a common potential line via the second thin film

Art Unit: 2629

transistor. Sekiya discloses the details of a pixel of an OLED display as claimed in Fig. 12 and Fig. 1.

It would have been obvious for one of ordinary skill in the art at the time of the invention to recognize the structure of the active matrix OLED display system as taught by Sekiya is well known and widely used in the art of Active matrix organic electroluminescent display; therefore, it would have been obvious to replace the pixel structure of Harada as taught by Sekiya so that the amount current to be supplied to a light emitting element is controlled by an active element provide in each pixel (col. 1, lines 13-16 of Sekiya

In reference to claims 13, Harada discloses wherein the gate lines, the data lines, the first thin film transistors, the second thin film transistors, the capacitors and the electro optical elements are mounted on a common substrate (substrate 3b in Fig. 1; col. 3, lines 5-13).

In reference to claims 14-17, Sekiya discloses wherein the gate lines, the data lines, the first thin film transistors, the second thin film transistors, the capacitors and the electro optical elements are mounted on a common substrate. (See Fig. 13)

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an

Art Unit: 2629

international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

6. Claims 1-17 are rejected under 35 U.S.C. 102(e) as being anticipated by Sekiya et al. (U.S Patent No. 6,583,775).

In reference to claims 1, Sekiya discloses a picture image display device (Figs. 8 and 14) comprising pixels which are formed in a matrix shape defined by a plurality of gate lines and a plurality of data lines crossing thereto and each including an electro optical element and a switching element wherein the pixels are driven while introducing a light quenching period (i.e. extinguished) in which the electro optical element is caused to be quenched after the plurality of gate lines being scanned for displaying one picture image (see cols. 7-8 and Figs 9 and 15).

In reference to claim 2, Sekiya discloses an active matrix type picture image display device comprising pixels which are formed in a matrix shape defined by a plurality of gate lines and a plurality of data lines crossing thereto and each including an electro optical element and a switching element, wherein the pixels are driven while introducing a light quenching period, in which the electro optical elements are caused to be quenched, in one frame period for displaying one picture image. (see the rejection of Claim 1)

In reference to claim 3, Sekiya picture image display device comprising pixels which are formed in a matrix shape defined by a plurality of gate lines to which scanning signals are fed and a plurality of data lines crossing thereto to which picture image signals are fed and each including an electro optical element and a thin film transistor, wherein the pixels are driven while introducing a light quenching period, in which the electro optical element is caused to be quenched, by feeding scanning signals to the plurality of gate line as well as picture image

Art Unit: 2629

signals to the plurality of data lines after feeding scanning signals to the plurality of gate lines for displaying one picture image. (See rejection as applied to claim 1)

In reference to claim 4, Sekiya discloses a picture image display device for displaying motion picture images comprising pixels which are formed in a matrix shape defined by a plurality of gate lines to which scanning signals are fed and a plurality of data lines crossing thereto to which picture image signals are fed and each including an electro optical element and a thin film transistor, wherein the pixels are driven while introducing a light quenching period, in which the electro optical elements are caused to be quenched, by feeding scanning signals to the plurality of gate lines as well as feeding picture image signals for quenching the electro optical elements to the plurality of data lines in synchronism with the scanning signal after feeding the scanning signals to the plurality of gate lines and causing the electro optical element light emission for displaying one picture image, thereby a blurred edge of a motion picture image is prevented. (see the rejection of claim 1; col. 7, lines 13-28).

In reference to claim 5, Sekiya discloses picture image display device comprising pixels which are formed in a matrix shape defined by a plurality of gate lines to which scanning signals are fed and a plurality of data lines crossing thereto to which picture image signals are fed and each including an electro optical element and a thin film transistor, wherein the pixels are driven while introducing a light quenching period, in which the electro optical elements are caused to be quenched, in one frame period for displaying one picture image, and in the light quenching period scanning signals are fed to the plurality of gate lines as well as picture image signals for quenching the electro optical elements are fed to the plurality of data lines in synchronism with the scanning signals (see rejection of claim 1).

Art Unit: 2629

In reference to claim 6, Harada discloses a picture image display device comprising pixels which are formed in a matrix shape defined by a plurality of gate lines to which scanning signals are fed and a plurality of data lines crossing thereto to which picture image signals are fed and each including an electro optical element and a thin film transistor, and further comprising a display control controller which introduces a light quenching period, in which the electro optical elements are caused to be quenched in one frame period for displaying one picture image, and feeds scanning signals to the plurality of gate lines as well as picture image signals for quenching the electro optical elements to the plurality of data lines in synchronism with the scanning signals in the light quenching period. (see rejection of claim 1).

In reference to claim 7, Harada discloses a picture image display device for displaying motion picture images comprising pixels which are formed in a matrix shape defined by a plurality of gate lines to which scanning signals are fed and a plurality of data lines crossing thereto to which picture image signals are fed and each including an electro optical element and a thin film transistor, wherein the pixels are driven in such a manner that while introducing a light quenching period, in which the electro optical elements are caused to be quenched, between one frame period for displaying one picture image and another frame period for displaying subsequent one picture image, and scanning signals are fed to the plurality of gate lines as well as picture image signals for quenching the electro optical elements are fed to the plurality of data lines in synchronism with the scanning signals in the light quenching period (see rejection of claim 1).

In reference to claims 8-12, Sekiya discloses the structure of the an OLED pixel as claimed in Fig. 1, 13 and 5-6.

Art Unit: 2629

In reference to claims 13-17, Sekiya discloses the structure of the display as claimed in Fig. 13.

Response to Arguments

7. Applicant's arguments, see pages 10-14 of the Amendment, filed on November 8, 2007, with respect to claims 1-17 have been considered. Claims 24-25 have been rejected in view of the newly discovered prior art of Harada and Sekiya as elaborated in this Office Action.


Conclusion

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to DUC Q. DINH whose telephone number is (571) 272-7686. The examiner can normally be reached on Mon-Fri from 8:00.AM-4:00.PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, RICHARD HJERPE can be reached on (571)272-7691. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2629

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

A handwritten signature in black ink, appearing to read "Duc Q Dinh", with a stylized flourish extending to the right.

DUC Q DINH
Primary Examiner
Art Unit 2629